Advanced physical verification solutions
  • image5
    Fastest and most accurate flat engine DRC on the EDA market
  • image3
    Un-compromising accuracy for all checks—simple and complex!
  • image7
    Silicon-proven: 250nm, 180nm, 130nm, 90nm, 65nm, 40nm
  • image1
    Scalability proven on 2, 4, 6, 8, 12, 16, 24, 32 CPUs
  • image2
    PowerDRC/LVS is available on NEFELUS Cloud Platform as pay-per-use service
  • image4
    High performance, delivering maximum CPU efficiency per rule check
  • image6
    Multi-CPU operations for linear performance gain on a single host, LSF, SGE, NEFELUS cloud
PDF  | Print |  E-mail

This video demonstrates instance parameters configuration and run of 0.18u Static RAM Memory Generator (MG) - powered by Genesys Ltd.

PowerDRC/LVS software integrated into MG suite.
This option allows to user One-Click Verification start (schematic netlist vs layout) of generated memory instance before tape-out.

For more information, contact This e-mail address is being protected from spambots. You need JavaScript enabled to view it

For information on Genesys Memory Generator , check out: